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Abstract  
This work develops a hidden clustered source line 
control (HCSLC) technique to reduce the standby 
current of an embedded SRAM with zero area overhead. 
The HCSLC scheme utilizes meshed multiple source line 
control to reduce the fluctuations of virtual ground 
voltages that are caused by IR drops and process 
variations. A clustered device-hidden layout scheme is 
employed to produce compact SRAM layout and 
attenuate the effects of location/direction-dependent 
process variations on source line control circuits. A 
512Kb HCSLC SRAM testchip was fabricated using the 
0.18um CMOS process. The HCSLC SRAM achieves 
69%~77% reductions of standby current for various 
processes, supply voltages and temperatures (PVT). The 
data retention voltage in sleep mode is 0.1V~0.15V 
higher than that in normal mode for the HCSLC SRAM. 
1. Introduction  
Static random access memories (SRAMs) are 
commonly embedded into system-on-chip (SoC) designs 
for storing programs and data. The subthreshold leakage 
current increases substantially as the process is scaled 
down. Accordingly, suppressing the leakage current of 
embedded SRAM is important for SoC designs, 
especially for battery-powered applications.  
Previous works [1]-[6] have employed sleep 
transistors or gated-ground approaches to reduce the 
leakage current of SRAMs. These schemes reduce the 
subthreshold leakage by exploiting body effects and 
smaller drain-to-source voltage in sleep mode. However, 
those schemes have 4%~20.7% area overheads 
associated with the source line control circuits. 
Furthermore, parasitic resistance of controlled source 
lines/virtual-ground lines and process variations in sleep 
transistors cause non-uniform virtual-ground voltage in 
previously developed low-leakage SRAMs.  
This study presents a hidden clustered source line 
control (HCSLC) technique to reduce the subthreshold 
leakage current but without an area penalty for 
embedded compilable SRAMs. Given the proposed 
circuit and layout techniques, the virtual-ground voltage 
in the HCSLC SRAM is less sensitive to process 
variations and more uniform across various locations in a 
cell array. The standby currents of the SRAM for various 
processes, supply voltages and temperatures are 
measured.
The remainder of this paper is organized as follows. 
Section 2 presents the proposed hidden source line 
control scheme. Section 3 presents and compares the 
measurement results. Section 4 draws conclusions. 
2. Hidden Clustered Source Line Control Scheme 
The HCSLC technique employs the meshed multiple 
source line control (MMSLC) scheme to reduce 
fluctuations in virtual ground voltages that are associated 
with IR drops and process variations. The MMSLC is 
implemented using the clustered device-hidden layout 
(PIDHL) scheme to achieve a compact SRAM layout 
and attenuate the effects of location/direction-dependent 
process variations on source line control circuits. 
2.1 Virtual-Ground Voltages  
In row-controlled sleep transistor schemes [1]-[4], as 
shown in Fig. 1(a), a row of SRAM cells (MC) share the 
sleep transistor. In sleep mode, the sleep transistor is off 
and the virtual-ground (VSSm) is isolated from the real 
ground (VSS). In normal mode, the sleep transistor is on 
and acts as a resistance between VSSm and VSS. The 
saturated voltage on a virtual-ground line in sleep mode 
is determined by the threshold voltage of respective 
sleep transistor [1]. Accordingly, voltage differences 
exist between virtual ground lines across various rows, 
when the threshold voltage mismatch occurs among the 
sleep transistors due to process variations. Furthermore, 
the IR drop increases the virtual ground voltage of the 
SRAM cells that are far from the sleep transistors. 
In the centralized source line control schemes [5], [6], as 
shown in Fig. 1(b), the virtual ground lines of a bank 
share the same sleep transistor. Although process 
variations in sleep transistors do not alter the voltages of 
the virtual ground lines within a bank in sleep mode. 
This centralized leakage control scheme still involves 
non-uniform virtual-ground voltages in both active and 
sleep modes, because the virtual-ground lines at the 
higher rows are farther from the centralized sleep  
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Fig. 1 (a) Row-controlled sleep transistor scheme; (b) 
centralized sleep transistor scheme.
transistor than those at the lower rows. The non-uniform
voltages of the virtual-ground lines degrade the cell
stability, cell current and sensing margin.
2.2 Meshed Multiple Source Line Control
A meshed multiple source line control (MMSLC) 
scheme is developed to improve the uniformity of the
virtual-ground voltage seen by SRAM cells in a cell
array. Figure 2 depicts the structure and circuit of
MMSLC. The source line control circuit is implemented
using NMOS sleep transistors and diode-connected
NMOS voltage clampers. The voltage clampers ensure
that the saturation voltage of the virtual-ground lines
does not exceed the threshold voltage of NMOS voltage
clampers, to maintain the stability of SRAM cells in
sleep mode.
Multiple sleep and clamp transistors are employed in 
MMSLC to control the virtual-ground lines. Therefore,
the saturated virtual-ground voltage in sleep mode is
determined by all the sleep transistors, instead of by a 
single sleep transistor. This approach prevents
fluctuations in the virtual-ground voltages across various
rows or banks due to process variations in the sleep
transistors. The virtual-ground lines are also meshed in
the cell array to reduce the IR drop. The MMSLC is 
placed at two edges of the cell array with metal rings 
around the cell array. Therefore, the voltages of the
Fig. 2 Placement and circuits of HSLC technique. 
virtual ground across the various cell locations are more
uniform and exhibits a lower IR drop than in other
studies [1]-[6].
2.2 Clustered Device-Hidden Layout Scheme
The height of an SRAM cell is such that row-controlled
sleep transistor schemes normally have involved
significant (4%~21%) area overhead associated with the 
source line control circuits. The layout of the centralized
source line bias circuits is not suitable for configurable
memories or memory compilers, which require small
increasing steps in rows/columns to generate various
memory configurations [7]-[9]. Furthermore, the
direction-dependent process variations cause various
bank-to-bank or die-to-die variations in virtual-ground
voltages in those schemes in which sleep transistors are 
laid out in single direction.
Figure 3 displays the proposed clustered device-hidden
layout (PIDHL) scheme for MMSLC. The multiple sleep 
and clamp transistors are divided into two sets of
sub-circuits - X-clusters and Y-clusters. Each cluster 
comprises an NMOS sleep transistor and an NMOS
voltage clamper. The layout of the X-cluster fits the
height of two SRAM cells, with vertical poly-gates and
diffusion layers. The Y-cluster is laid out to fit the width
of two SRAM cells, with horizontal poly-gates and
diffusion layers. Both clusters can be tiled repeatedly to
produce various memory configurations, with a
minimum row/column increment of 2. Since the
MMSLC circuits are physically distributed in both
vertical and horizontal directions, the device mismatch
associated with location-dependent and 
direction-dependent process variations can be attenuated
by the PIDHL scheme.
Both X-cluster and Y-cluster are physically hidden under
the regular power/ground rings of an embedded SRAM
to eliminate any area overhead. Since the body bias
effect in sleep mode is essential to reducing the
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Fig. 3 Clustered device-hidden layout scheme, with 3-D
layouts of metals (M1, M2, M3) and poly-gate (PG).
subthreshold leakage of SRAM cells, the bias of the
body of the NMOS transistors in SRAM cells should be
at real ground - not virtual ground. However, meshed
VSSm (for SRAM cells) and VSS (for body bias) cannot
easily co-exist in a cell array without an area overhead.
Thus, the VSS lines are laid out only vertically in strap
cells (SC) and are strapped in the X-clusters. However,
the VSSm is kept meshed in both vertical and horizontal
directions to minimize the IR drop.
Therefore, the PIDHL scheme causes the source line 
control circuits in HCSLC to have zero area overhead, to
be less sensitive to process variations and to be scalable
for SRAM compilers.
3. Measurement and Comparison
A 100-pin testchip with a 512Kb HSLC SRAM macro
was fabricated using 0.18um CMOS processes, as shown
in Fig. 4. The area and cell efficiency of the HSLC
SRAM macro was 2.8mm2 and 87%, respectively. This
HSLC SRAM macro is at least 12% smaller than the
commercial macro [10] with the same 6T SRAM cell 
(4.66mm2) across various power ring widths. The
embedded SRAM macro has dedicated power pins,
which are isolated from the I/O pads and internal buffers,
for current measurement. The standby currents of the
fabricated SRAM macro were measured at various
processes, supply voltages and temperatures.
3.1 Process Conditions
Identical testchips were manufactured at two foundries,
f o u n d r y - A a n d f o u n d r y - B ,  w i t h  r e s p e c t i v e
foundry-provided 6T SRAM cells. These two SRAM
cells had the same width and height. All of the samples,
55 from foundry-A and 90 samples from foundry-B,
were functional across the scan pattern, the march
Fig. 4 Layout of the 512Kb SRAM testchip
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Fig. 5 Measured standby currents at VDD=1.8V and 25̓
C. (a) foundry-A (b) foundry-B.
pattern and the checkerboard pattern, at a clock
frequency of 10MHz provided by the memory tester.
Fig. 5 plots the measured standby currents of the 512Kb
SRAM macro from foundry-A at VDD=1.8V, with and
without sleep mode. In the sleep mode, the SRAM
standby current is substantially reduced and more
narrowly distribution than in normal mode. The
reductions in the standby currents in testchips from
foundry-A and foundry-B in sleep mode are 69.3% and
77.2%, respectively. The standard deviations of standby
currents in sleep mode are only 30.9% and 22.7% of 
those in normal mode. This reduction in standard
deviations explains the tighter distribution effects.
3.2 Various Supply Voltages
The standby currents of the samples from foundry-A are 
characterized at various supply voltages, from 1.2V to
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Table 1 Percentage Reduction in Standby Current
VDD (V) 1.2 1.4 1.6 1.8 2.0
Mean (%) 71.1 70.5 69.9 69.3 66.9
Max. (%) 71.0 69.4 68.8 68.2 67.1
Min. (%) 71.3 70.8 70.4 69.3 66.4
Std. Dev. (%) 70.7 70.2 69.7 68.9 68.3
Mean1 0.66 0.75 0.86 1 1.27
Std. Dev. 1 0.65 0.75 0.87 1 1.16
1Normalized to the value measured at VDD=1.8V
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Fig. 6 Measured standby current at various temperatures
2.0V. Table 1 presents the percentage reductions in
standby current in sleep mode at various supply voltages.
The leakage reduction is effective across various supply 
voltages. The sleep mode yields the largest reduction at
low supply voltage. Combining low supply voltage and
sleep mode most reduces the standby current.
Furthermore, the sleep mode provides a narrower
distribution at low supply voltage.
3.3 Various Temperatures
The standby currents of the samples from foundry-A are 
characterized at VDD=1.8V and three temperatures -
25°C, 85°C and 125°C. Figure 6 plots the measured
leakage currents in both normal mode and sleep mode at 
the three temperatures. The leakage reductions in sleep 
mode at 25°C, 85°C and 125°C are 69.3%, 69.1% and
68.9%, respectively. Clearly, the standby currents in
sleep mode are more narrowly distributed than those in
normal mode at high temperatures. Accordingly, the
HSLC technique is also effective for SRAM at various
temperatures.
3.4 Data Retention Voltage
Since the source line voltage in sleep mode exceeds that
in normal mode, the cell stability at a low supply voltage
is degraded in sleep mode. The minimum data retention
voltages in sleep mode of HSLC SRAM are 0.1V~0.15V
higher than those in normal mode [11], as shown in Fig.
7.
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Fig. 7 Measured minimum data retention voltage (DRV)
of samples from foundry-A.
4. Summary
An HCSLC technique is developed to reduce the
subthreshold leakage current for embedded compilable
SRAM. The standby currents of a 512Kb HCSLC
SRAM under various PVT conditions were measured.
The meshed multiple source line control circuit and
clustered device-hidden layout scheme improve the
uniformity of virtual-ground voltages of an SRAM
against location/direction-dependent process variations
with zero area overhead.
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